


Vinafix



Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/PCIE Port Config1 bit1, Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Cofig Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only), Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1, Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK.	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

## PCIE Routing page 19

LANE1	LAN
LANE2	MiniCard WLAN


## USB Table page 19

USB	
Pair	Device
0	USB3
1	FREE
2	External USB3
3	FREE
4	External USB2
5	FREE
6	WLAN
7	BLUETOOTH
8	CARD_READER
9	FREE
10	CAMERA
11	FREE

## ICH9 Integrated pull-up and pull-down Resistors

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

## SMBus



## Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality(Default)
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALL2 mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present/ PCIE disabled


### NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


<Core Design>

<b>緯創資通</b> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	<b>Table of Content</b>
Size A3	Document Number
Date: Wednesday, February 25, 2009	<b>Warrior</b> Sheet 2 of 42







Please these inside socket cavity on L8(North side Secondary)



Please these inside socket cavity on L8(South side Secondary)



Please these inside socket cavity on L8(North side Primary)



layout note: "1D5V\_VCCA\_S0" as short as possible

+1.5V\_VCCA\_S0


Layout Note:  
Place as close as possible to the CPU VCCA pin.

Layout Note:  
VCCS and VSSS lines should be of equal length.


Layout Note:  
Provide a test point (with no stub) to connect a differential probe between VCCS and VSSS at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.

Please these inside socket cavity on L8(North side Secondary)




Please these outside socket cavity on L8(North side Secondary)



Please these outside socket cavity on L8(South side Secondary)



Please these inside socket cavity on L8(South side Primary)



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (3 of 3)

Size


Document Number

Warrior

Date: Monday, March 02, 2009



Sheet 5 of 42

H\_SWING Resistors and  
Capacitors close MCH  
500 mil ( MAX )



1  
R233 24D9R2F-L-GP H RCOMP


**Place them near to the chip ( < 0.5")**




**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<b>Cantiga (1 of 6)</b>			
Size	Document Number	Rev	
	<b>Warrior</b>	<b>-4</b>	
Date:	Monday, March 02, 2009	Sheet	6 of 42

















**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.





Title: **Cantiga (6 of 6)**

Size: Document Number

Date: Thursday, February 26, 2008

Sheet: 11 of 42


Rev: **-4**



```

DM2  1st: 62.10017.E11
      2nd: 62.10017.691
      3nd: 62.10017.891

```




&lt;Core Design&gt;

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title			<b>DDRII-SODIMM SLOT1</b>		
Size	Document Number				Rev
Custom	<b>Warrior</b>				<b>-4</b>
Date:	Monday, March 02, 2009	Sheet	12	of	12

8 M\_B\_DQS#(7..0) <<>>  
 8 M\_B\_DQ#(3..0) <<>>  
 8 M\_B\_DM(7..0) <<>>  
 8 M\_B\_DQS(7..0) <<>>  
 8 M\_B\_A[14..0] <<>>


Layout Note:  
Place near DM2




Layout Note:  
Place one cap close to every 2 pullup resistors terminated to +0.9VS



Layout Note:  
Place these resistors  
closely DM2, all  
trace length Max=1.5"




M_B_A0	102	A0
M_B_A1	101	A1
M_B_A2	100	A2
M_B_A3	99	A3
M_B_A4	98	A4
M_B_A5	97	A5
M_B_A6	96	A6
M_B_A7	95	A7
M_B_A8	94	A8
M_B_A9	93	A9
M_B_A10	92	A10
M_B_A11	91	A11
M_B_A12	90	A12
M_B_A13	89	A13
M_B_A14	88	A14
M_B_A15	87	A15
M_B_A16	86	A16
M_B_A17	85	A17
M_B_A18	84	A18
M_B_A19	83	A19
M_B_A20	82	A20
M_B_A21	81	A21
M_B_A22	80	A22
M_B_A23	79	A23
M_B_A24	78	A24
M_B_A25	77	A25
M_B_A26	76	A26
M_B_A27	75	A27
M_B_A28	74	A28
M_B_A29	73	A29
M_B_A30	72	A30
M_B_A31	71	A31
M_B_A32	70	A32
M_B_A33	69	A33
M_B_A34	68	A34
M_B_A35	67	A35
M_B_A36	66	A36
M_B_A37	65	A37
M_B_A38	64	A38
M_B_A39	63	A39
M_B_A40	62	A40
M_B_A41	61	A41
M_B_A42	60	A42
M_B_A43	59	A43
M_B_A44	58	A44
M_B_A45	57	A45
M_B_A46	56	A46
M_B_A47	55	A47
M_B_A48	54	A48
M_B_A49	53	A49
M_B_A50	52	A50
M_B_A51	51	A51
M_B_A52	50	A52
M_B_A53	49	A53
M_B_A54	48	A54
M_B_A55	47	A55
M_B_A56	46	A56
M_B_A57	45	A57
M_B_A58	44	A58
M_B_A59	43	A59
M_B_A60	42	A60
M_B_A61	41	A61
M_B_A62	40	A62
M_B_A63	39	A63
M_B_A64	38	A64
M_B_A65	37	A65
M_B_A66	36	A66
M_B_A67	35	A67
M_B_A68	34	A68
M_B_A69	33	A69
M_B_A70	32	A70
M_B_A71	31	A71
M_B_A72	30	A72
M_B_A73	29	A73
M_B_A74	28	A74
M_B_A75	27	A75
M_B_A76	26	A76
M_B_A77	25	A77
M_B_A78	24	A78
M_B_A79	23	A79
M_B_A80	22	A80
M_B_A81	21	A81
M_B_A82	20	A82
M_B_A83	19	A83
M_B_A84	18	A84
M_B_A85	17	A85
M_B_A86	16	A86
M_B_A87	15	A87
M_B_A88	14	A88
M_B_A89	13	A89
M_B_A90	12	A90
M_B_A91	11	A91
M_B_A92	10	A92
M_B_A93	9	A93
M_B_A94	8	A94
M_B_A95	7	A95
M_B_A96	6	A96
M_B_A97	5	A97
M_B_A98	4	A98
M_B_A99	3	A99
M_B_A100	2	A100
M_B_A101	1	A101
M_B_A102	0	A102







DM1 1st: 62.10017.B51  
2nd: 62.10017.E81

## ***CRT I/F & CONNECTOR***



*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.*




*5V @ ext. CRT side*




<div> <div>  <div> <b>緯創資通</b>  <b>Wistron Corporation</b>            21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,            Taipei Hsien 221, Taiwan, R.O.C.         </div> </div> </div>				
Title				
<div> <div>CRT Connector</div> <div>Warrior</div> </div>				
Size	Document Number			Rev
A3				-4
Date:	Monday, March 02, 2009	Sheet	14	of 42




LCD / INVERTER INTERFACE / CAMERA








BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC(Default)
A16 swap override strap		
PCI_GNT#3	low = A16 swap override enable high = default	





<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ICH9-M (1 of 5)			
Size	Document Number		Rev
	Warrior		-4
Date:	Monday, March 02, 2009	Sheet 17 of 42	



32.768Khz 12.5pf 10ppm  
 1st: 82.30001.691 (KDS)  
 2nd: 82.30001.861 (EPSON)

GLAN\_COMP place within 500 mil of ICH9M



1st: 20.F0714.003  
 2nd: 20.D0201.103  
 3nd: 20.F1000.003

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable

<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (2 of 5)**



Size: Document Number: **Warrior** Rev: **-4**

Date: Monday, March 02, 2009 Sheet: 18 of 42














SMBUS

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>ICH9-M (4 of 4)</b>	
Size	Document Number
<b>Warrior</b>	
Date: Monday, March 02, 2009	Sheet 21 of 42
Rev <b>-4</b>	

## SATA HDD Connector



## ODD Connector







Title			
<b>Thermal/Fan Controllor</b>			
Size	Document Number	Rev	
Custom	<b>Warrior</b>	<b>-4</b>	
Date:	Monday, March 02, 2009	Sheet	24 of 42









## 10/100M Lan Transformer

# LAN Connector

- 1.route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

PIN A1 : GREEN  
PIN A3 : ORANGE  
PIN B2 : YELLOW



### Remark:

Add trace width to 20mils  
for RJ1 pin4, 5 and pin 7, 8.


## Golden Finger for Debug Board

### TOP VIEW (A)



A15 (B1)  
A14 (B2)  
:  
:  
:  
A2 (B14)  
A1 (B15)

### BOTTOM VIEW (B)

Boot Device must have ID[3:0] = 0000  
Has internal pull-down resistors  
All may be left floated  
FPET7 Elec. P3-46



Please put near board edge.



<Core Design>


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
Size A3 Document Number  
Date: Monday, March 02, 2009 Sheet 27 of 42

LAN CONN/Debug  
Warrior






Rev  
-4






GAIN0	GAIN1	Av (dB)
0	0	6
0	1	10
1	0	15.6
1	1	21.6

1st: 74.01431.A1G(GMT)  
2nd: 74.06017.A1G(TI)



1st: 20.D0197.104  
2nd: 20.F0984.004  
3rd: 20.D0209.104

MIC



1st: 20.D0197.104  
2nd: 20.F0984.004  
3rd: 20.F0689.004

<Core Design>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>AUDIO AMP/SPEAKER</b>	
Size: A3	Document Number: <b>Warrior</b>
Date: Monday, March 02, 2009	
Sheet: 29 of 42	
Rev: <b>-4</b>	






## Internal KeyBoard Connector


```
30 KROW[1..8]      <<< _____
30 KCOL[1..18]    <<< _____
```

Keyboard matrix ( from vendor )


	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1




## TouchPad Connector












```
1st: 20.K0320.010
2nd: 20.K0343.010
```




Please populate close TPAD1











0523 SF

## Run Power

+5VALW to +5VS Transfer  
+3VALW to +3VS Transfer




+5VALW to +5V Transfer



<Core Design>

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		PWRPLANE	
Size A3	Document Number	Warrior	Rev -4
Date: Monday, March 02, 2009	Sheet 33	of 42	



<Core Design>


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

File: **CHARGER MAX8731ETI**


Size: A3 Document Number: **Warrior** Rev: **-4**

Date: Monday, March 02, 2009 Sheet 34 of 42

## Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR




<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**AD/BATT CONN**  
Size A3 Document Number  
**Warrior**  
Date: Monday, March 02, 2009 Sheet 35 of 42 Rev -4






<Core Design>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ISL6260CCRZ CPU CORE(2/2)			
Size	Document Number		Rev
A3			-4
Warrior			
Date:	Monday, March 02, 2009	Sheet	37 of 42



# TI TPS51116 for 1D8V and 0D9V



<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51116 1D8V/0D9V**

Size A3 Document Number **Warrior** Rev **-4**



Date: Monday, March 02, 2009 Sheet 39 of 42





<Core Design>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
SC412A +1.05VS			
Size A3	Document Number		Rev
	Warrior		-4
Date:	Monday, March 02, 2009		Sheet 40 of 42





SPR1: 34.13B01.001,  
 SPR3: 34.39S07.003, 34.39S07.101  
 SPR4: 34.49U24.001,  
 SPR5: 34.13B01.001,  
 SPR6: 34.4B312.002, 34.4B312.101  
 SPR7: 34.40U07.001, 34.40U07.101

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		MISC	
Size A3	Document Number	Warrior	Rev -4
Date: Friday, February 27, 2009		Sheet 42	of 42